

Fig. 1A




Fig. 1B




Fig. 1DA




Fig. 1DB




Fig. 1C




Fig. 1EA













Fig. 1EB






Fig. 5AA




Fig. 5AB




Fig. 5BB



Fig. 5BA




Fig. 5CA




Fig. 5CB




Fig. 6BA




Fig. 6AA




Fig. 6AB




Fig. 6BB




Fig. 6CB




Fig. 7AA




Fig. 7BA




Fig. 7AC






Fig. 7BC


BEST AVAILABLE COPY




**Fig. 8A**




**Fig. 8B**




**Fig. 9A**




**Fig. 9C**




**Fig. 9BA**




**Fig. 9BA'**



**Fig. 9BB**



**Fig. 9BC**



**Fig. 9BD**

BEST AVAILABLE COPY




Fig. 10A




Fig. 10D




Fig. 10BA




Fig. 10BB




Fig. 10BC




Fig. 10BD




Fig. 10CA




Fig. 10CB




Fig. 10CC







Fig. 10CD




**Fig. 10EA**




**Fig. 10EB**




**Fig. 10EC**




**Fig. 10ED**




**Fig. 11A**




**Fig. 11B**




**Fig. 12AA**




**Fig. 12AB**




**Fig. 12BA**




**Fig. 12BB**




**Fig. 12CA**




**Fig. 12CB**






**Fig. 12CC**



**Fig. 12CB'**



**Fig. 12CB''**



BEST AVAILABLE COPY




Fig. 14A




Fig. 14BB




Fig. 14BC




Fig. 14CA




Fig. 14CB




Fig. 14DA




Fig. 14DB




Fig. 14DC




Fig. 14DD




Fig. 14E




Fig. 14F







Fig. 14G




**Fig. 15AD**




**Fig. 15CA**



**Fig. 1**



**Fig. 15CB**



BEST AVAILABLE COPY




Fig. 15D




Fig. 17A




Fig. 17C




Fig. 17B




Fig. 17EA




Fig. 17EC




Fig. 17EB





Fig. 17F






Fig. 18A




Fig. 18C




Fig. 19AA




Fig. 19AB




Fig. 19B




Fig. 19CA




Fig. 19CB




Fig. 19CC




Fig. 19D




Fig. 19EA




Fig. 19EB




Fig. 19EC




Fig. 19F




Fig. 19G




Fig. 20AA




Fig. 20BA




Fig. 20AB

Fig. 20BB




Fig. 20A




Fig. 21A




Fig. 22AB




Fig. 22AA




Fig. 21B




Fig. 22BA




Fig. 22BB




Fig. 22BC




Fig. 22BD




Fig. 22CB




Fig. 22CC




Fig. 22CA




Fig. 22D




Fig. 22E




Fig. 23B




Fig. 23A




Fig. 22E'




Fig. 22D'




Fig. 24




Fig. 25A




Fig. 25B





Fig. 25DB






Fig. 26B




Fig. 26C







Fig. 25DC



**Fig. 27A**



**Fig. 27B**



**Fig. 28A**

Fail

Fig. 28C




Fig. 28C




Fig. 29AB




Fig. 29AC




Fig. 29AD




Fig. 29BB




Fig. 29BA




Fig. 29BC




Fig. 30A




Fig. 30BA




Fig. 30BB




Fig. 30BC




Fig. 30C




Fig. 31AA




Fig. 31AB

	Test Methodology
Block-level test	BIST, etc.
Chip-level test/ Structural test	3DMST (optionally with EST)

Fig. 31BA

	Test Methodology
High-speed test, critical test vectors	3DMST (optionally with BIST)
Medium-to low-speed tests	EST

Fig. 31BB




Fig. 32




Fig. 33Bc




Fig. 33Bb




Fig. 33A




Fig. 33BA




Fig. 33CA




Fig. 33CB